Tech

Next gen AMD EPYC processor, codenamed Venice is the first HPC product to use TSMC’s N2 node – but I wonder if Apple was there first

Share
Share


  • AMD shows off its first 2nm-class Venice CPU die built using TSMC’s N2 node
  • Venice, built on Zen 6, targets high-performance computing workloads
  • AMD and TSMC hope to deepen their collaboration for future innovations

AMD has announced it has successfully produced the first 2nm-class silicon for its next-generation EPYC processor, codenamed “Venice” which is expected to launch in 2026 as part of AMD’s 6th Generation EPYC lineup.

The core complex die (CCD) is the first high-performance computing product to be taped out and brought up using TSMC’s advanced N2 process technology.

Share

Leave a comment

Leave a Reply

Your email address will not be published. Required fields are marked *

Related Articles
Real-time boundary detection from noisy images and single-shot HDR imaging expand applications
Tech

Real-time boundary detection from noisy images and single-shot HDR imaging expand applications

Credit: Purdue University Patent-pending imaging technologies created in Purdue University’s College of...

Samsung Galaxy Z Flip 7 rumored specs: predictions for every key spec
Tech

Samsung Galaxy Z Flip 7 rumored specs: predictions for every key spec

The Samsung Galaxy Z Flip 7 might not be a comprehensive upgrade...

Agatha Christie’s AI ghost is here to teach you how to kill…at writing mystery stories
Tech

Agatha Christie’s AI ghost is here to teach you how to kill…at writing mystery stories

BBC Maestro has launched a writing course taught posthumously by an AI...

Online shopping is now a bot fest — real users just lost the internet to AI-powered fake shoppers
Tech

Online shopping is now a bot fest — real users just lost the internet to AI-powered fake shoppers

Report warns sophisticated bots mimic human behavior so well outdated defenses don’t...