Tech

Next gen AMD EPYC processor, codenamed Venice is the first HPC product to use TSMC’s N2 node – but I wonder if Apple was there first

Share
Share


  • AMD shows off its first 2nm-class Venice CPU die built using TSMC’s N2 node
  • Venice, built on Zen 6, targets high-performance computing workloads
  • AMD and TSMC hope to deepen their collaboration for future innovations

AMD has announced it has successfully produced the first 2nm-class silicon for its next-generation EPYC processor, codenamed “Venice” which is expected to launch in 2026 as part of AMD’s 6th Generation EPYC lineup.

The core complex die (CCD) is the first high-performance computing product to be taped out and brought up using TSMC’s advanced N2 process technology.

Share

Leave a comment

Leave a Reply

Your email address will not be published. Required fields are marked *

Related Articles
Amazon is planning one of its biggest cloud investments yet as it goes big down under
Tech

Amazon is planning one of its biggest cloud investments yet as it goes big down under

Amazon to invest AU$20 billion in Australia between now and 2029 New...

Forget Ray-ban – Meta’s next smart glasses just got a surprise launch date and an exciting new partner
Tech

Forget Ray-ban – Meta’s next smart glasses just got a surprise launch date and an exciting new partner

Meta has just announced it’s partnering with Oakley on something new Most...

Here’s why you should be excited about Audio Overviews coming to Google Search
Tech

Here’s why you should be excited about Audio Overviews coming to Google Search

Google is testing the NotebookLM feature Audio Overviews in Search The feature...